100G QSFP28 to QSFP28 Passive Direct Attach Copper Twinax Cable (DAC)
Compliant with IEEE 802.3、SFF-8662、QSFP28 MSA standard
Switch to Switch
Switch to GPU
- High Quality
- Factory Outlet
- Satisfaction Guarantee
- Global Shipping
| SPECIFICATIONS | |||
|---|---|---|---|
| Cable End Connector A | QSFP28 | Cable End Connector B | QSFP28 |
| Jumper Type | Direct-Attach | Data Rate | 100G |
| Aggregate Bit Rate | 103.12Gbps | Lane Bit Rate | 25.78Gbps |
| Number of Channels | 4 | Single Channel Rate | 25G |
| Minimum Bend Radius | 5X Cable OD -Single, 10X Cable OD - Repeated | Factory Brand | PHILISUN |
| Attenuation | 26AWG:10dB/8.5m maximum 30AWG:8.4dB/5.5m maximum | Bit Error Rate | ≤10-12 |
| Shield | Braid/Foil | Wire AWG | 26AWG/30AWG |
| Cable Type | Passive Twinax | Cable OD | 30AWG: 6.6mm 26AWG: 8.4mm |
| Cable Colour/Material | Black PVC(OFNR) | Cable Length Selection | 0.5-5 meter |
| Protocols | SFF-8665/IEEE 802.3/QSFP28 MSA/QSFP28 MSA/SFF-8436 | Application Scenarios | 100Gigabit Ethernet (100GbE) |
| Supply Voltage | 3.3V | Power Dissipation | <0.5W |
| Operating Temperature | 0 to 70℃ (32 to 158℉) | Storage Temperature | -40 to 85℃ (-40 to 185℉) |
PRODUCT PRESENTATION
The PHILISUN 100G QSFP28 to QSFP28 Passive Direct Attach Copper Twinax Cable (DAC) provides a high-speed, point-to-point link, offering the best in-rack connectivity for modern Data Center and HPC environments. Utilizing Passive Copper technology, it ensures Ultra-Low Latency and zero power consumption, making it highly Cost-Effective. The cable is fully compliant with the IEEE 802.3, SFF-8662, and QSFP28 MSA Standard, supporting direct links from Switch to Switch and high-throughput Server Interconnect paths to Switch to GPU systems.
DAC SERIES PRODUCTS

PRODUCTION & TESTING EQUIPMENT

PERFORMANCE PARAMETER
| Absolute Maximum Ratings | |||||||||
| Parameter | Symbol | Min. | Typ. | Max. | Unit | ||||
| Operating Case Temperature | – | -40 | – | +85 | ℃ | ||||
| Relative Humidity | Tc | 0 | – | +70 | ℃ | ||||
| Supply Voltage | VCC3 | 3 | 3.3 | 3.47 | V | ||||
| Data Rate Per Lane | – | 1 | – | 25.78 | Gb/s | ||||
| High Speed Characteristics | |||||||||
| Parameter | Symbol | Min. | Typ. | Max. | Unit | Note | |||
| Differential Impedance | RIN, P | 9 | 100 | 110 | Ώ | – | |||
| Insertion loss | SDD2 | 8 | – | 22.48 | dB | At 12.8906 | |||
| Differential Return Loss | SDD11 SDD22 |
12.45 | – | See 1 | dB | At 0.05 to | |||
| 3.12 | – | See 2 | At 4.1 to 19 | ||||||
| Common-mode to common mode output return loss | SCC11 SCC22 | 2 | – | – | dB | At 0.2 to 19 GHz | |||
| Differential to common-mode return loss | SCD11 SCD22 |
12 | – | See 3 | dB | At 0.01 to | |||
| 10.58 | – | See 4 | At 12.89 to | ||||||
| Differential to common Mode Conversion Loss | SCD21-IL | 10 | – | – | dB | At 0.01 to | |||
| – | – | See 5 | At 4.1 to 19 | ||||||
| 6.3 | – | – | At 15.7 to | ||||||
| Channel Operating Margin | COM | 3 | – | – | dB | – | |||
| Notes: 1. Reflection Coefficient given by equation SDD11(d B) < 16.5 – 2 × SQRT(f ), with finGHz. 2. Reflection Coefficient given by equation SDD11(dB) < 10.66 – 14 × log10(f/5.5), with finGHz. 3. Reflection Coefficient given by equation SCD11(d B) < 22 – (20/25.78)*f, with finGHz. 4. Reflection Coefficient given by equation SCD11(dB) < 15 – (6/25.78)*f, with finGHz. 5. Reflection Coefficient given by equation SCD21(dB) < 27 – (29/22)*f, with finGHz. |
|||||||||
Pin Definition

| PIN | Logic | Symbol | Name/Description | Note | |||||
| 1 | – | GND | Ground | 1 | |||||
| 2 | CML-I | Tx2n | Transmitter Inverted Data | – | |||||
| 3 | CML-I | Tx2p | Transmitter Non-Inverted | – | |||||
| 4 | – | GND | Ground | 1 | |||||
| 5 | CML-I | Tx4n | Transmitter Inverted Data | – | |||||
| 6 | CML-I | Tx4p | Transmitter Non-Inverted | – | |||||
| 7 | – | GND | Ground | 1 | |||||
| 8 | LVTTL-I | ModSel | Module Select | – | |||||
| 9 | LVTTL-I | ResetL | Module Reset | – | |||||
| 10 | – | Vcc Rx | +3.3V Power Supply | 2 | |||||
| 11 | LVCMOS | SCL | 2-wire serial interface | – | |||||
| 12 | LVCMOS | SDA | 2-wire serial interface | – | |||||
| 13 | – | GND | Ground | 1 | |||||
| 14 | CML-O | Rx3p | Receiver Non-Inverted | – | |||||
| 15 | CML-O | Rx3n | Receiver Inverted Data | – | |||||
| 16 | – | GND | Ground | 1 | |||||
| 17 | CML-O | Rx1p | Receiver Non-Inverted | – | |||||
| 18 | CML-O | Rx1n | Receiver Inverted Data | – | |||||
| 19 | – | GND | Ground | 1 | |||||
| 20 | – | GND | Ground | 1 | |||||
| 21 | CML-O | Rx2n | Receiver Inverted Data | – | |||||
| 22 | CML-O | Rx2p | Receiver Non-Inverted | – | |||||
| 23 | – | GND | Ground | 1 | |||||
| 24 | CML-O | Rx4n | Receiver Inverted Data | – | |||||
| 25 | CML-O | Rx4p | Receiver Non-Inverted | – | |||||
| 26 | – | GND | Ground | 1 | |||||
| 27 | LVTTL-O | ModPrs | Module Present | – | |||||
| 28 | LVTTL-O | IntL | Interrupt | – | |||||
| 29 | – | Vcc Tx | +3.3V Power supply | 2 | |||||
| 30 | – | Vcc1 | +3.3V Power supply | 2 | |||||
| 31 | LVTTL-I | LPMode | Low Power Mode | – | |||||
| 32 | – | GND | Ground | 1 | |||||
| 33 | CML-I | Tx3p | Transmitter Non-Inverted | – | |||||
| 34 | CML-I | Tx3n | Transmitter Inverted Data | – | |||||
| 35 | – | GND | Ground | 1 | |||||
| 36 | CML-I | Tx1p | Transmitter Non-Inverted | – | |||||
| 37 | CML-I | Tx1n | Transmitter Inverted Data | – | |||||
| 38 | – | GND | Ground | 1 | |||||
| Notes: 1. GND is the symbol for signal and supply (power) common for the QSFP+ module. All are common within the QSFP+ module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the hostboard signal-common ground plane. 2. Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrently. Requirements defined for the host side of the Host Edge Card Connector are listed in Table 6. Recommended host board power supply filter ing is shown in Figure 4. Vcc Rx Vcc1 and Vcc Tx may be internally connected within the QSFP+ Module module in any combination. The connector pins are each rated for a maximum current of 500 mA. |
|||||||||
PRODUCT CERTIFICATION

COMPATIBLE BRANDS

CONFIGURATION INFORMATION












